


	Default	Use As	Signal Name	INT PU/PD	EXT PU/PD	Power
GPIO 00	GPIO	GPIO	CTO_PLUG_EVENT		EXT PU 3.3V	+3VS
GPIO 01	GPIO	GPIO	EXT_SM1#	INT PU 20K (An Trcn)	EXT PU 10K	+3VS
GPIO 02	GPIO	Native	PCI_INT#		EXT PU 10K	+3VS
GPIO 03	GPIO	GPIO	SATA_ODD_DA#		EXT PU 10K	+3VS
GPIO 04	GPIO	GPIO	PCB_ID0		EXT PU 10K	+3VS
GPIO 05	GPIO	GPIO	PCB_ID1	INT PU 20K (An Trcn)	EXT PU 10K	+3VS
GPIO 06	GPIO	GPIO	WDOG_RSTN_A00	INT PU 20K (An Trcn)	Ext PU 10K	+3VS
GPIO 07	GPIO	GPIO		INT PU 20K (An Trcn)	Ext PU 10K	+3VS
GPIO 08	GPO	GPO	PCIE_RSTN0			+3VSUS
GPIO 09	Native	GPIO	USB_OCR#(EXT_SC1#)		EXT PU 10K	+3VSUS
GPIO 10	Native	Native	USB_OC#4		EXT PU 10K	+3VSUS
GPIO 11	Native	GPIO	CPAD_INT		EXT PU 10K	+3VSUS
GPIO 12	Native	Native	CLK_P01 (Ext. Bus)			+3VSUS
GPIO 13	GPIO	Native	USB_OC#7			+3VSUS
GPIO 14	Native	Native	WDOG_RSTN_A00		EXT PU 10K	+3VSUS
GPIO 15	GPO	GPO	WDOG_RSTN_A00		EXT PU 1K	+3VSUS
GPIO 16	GPIO	GPIO	WDOG_RSTN_A00		EXT PU 10K	+3VS
GPIO 17	GPIO	GPIO	DGPO_FWRK0	INT PU 20K (An Trcn)	EXT PU 1K	+3VSG
GPIO 18	Native	Native	CLK_REQ#4		EXT PU 10K	+3VSUS
GPIO 19	GPIO	GPIO	SATA0P	INT PU 20K		+3VS
GPIO 20	Native	Native	CLK_REQ#9	INT PU 20K(An SWH#)	EXT PU 10K	+3VS
GPIO 21	GPIO	GPIO	WDOG_RSTN_A00		Ext PU 10K	+3VS
GPIO 22	GPIO	GPO	WLAN_LED		Ext PU 10K	+3VS
GPIO 23	Native	Native	PCIE_RSTN0 (IO#1)	EXT PU 20K		+3VS
GPIO 24	GPO	GPO				+3VSUS
GPIO 25	Native	Native	CLK_REQ#8		EXT PU 10K	+3VS
GPIO 26	Native	Native	CLK_REQ#10		EXT PU 10K	+3VSUS
GPIO 27	GPIO	GPIO	SEN_MARKER	INT PU 20K		+VCCPDSW
GPIO 28	GPO	GPO	WLAN_ON		EXT PU 10K	+3VSUS
GPIO 29	GPIO	Native?	SEN_MARKER		OK	+VCCPDSW
GPIO 30	Native	Native	ME_SMBusAcknack_R		EXT PU 10K	+3VSUS
GPIO 31	GPIO	GPIO	ME_AC_PRESENT_F0R	INT PU 20K		+VCCPDSW
GPIO 32	Native	Native	PM_CLKREQ#		EXT PU 8.2K	+3VS
GPIO 33	GPIO	Native	WDOG_RSTN_A00 (IO#1)	INT PU20K(An Trcn)		+3VS
GPIO 34	GPIO	GPIO	EXT_RSTN0		EXT PU 10K	+3VS
GPIO 35	GPO	GPIO	WDOG_RSTN_A00	INT PU20K (An Trcn)		+3VS
GPIO 36	GPIO	GPIO	SATA_ODD_RESETN_A	INT PU 20K (VLSR#)	EXT PU 200K	+3VS
GPIO 37	GPIO	GPIO	F01_OVVL02	INT PU 20K (VLSR#)	EXT PU 100K	+3VS
GPIO 38	GPIO	GPIO	EXT_RSTN0		EXT PU 10K	+3VS
GPIO 39	GPIO	GPIO	WDOG_RSTN_A00		EXT PU 10K	+3VS
GPIO 40	GPO	GPO	GPIO_1_FORCE_FWRK		EXT PU 10K	+3VSUS
GPIO 41	GPIO	GPIO	DIMM_BEL0		EXT PU 10K	+3VSUS
GPIO 42	GPIO	GPIO	DIMM_BEL1		EXT PU 10K	+3VSUS
GPIO 43	GPIO	GPIO	DIMM_BEL2		EXT PU 10K	+3VSUS
GPIO 44	Native	Native	CLK_REQ#5	INT PU 20K (AnSWH#)	EXT PU 10K	+3VSUS
GPIO 45	Native	Native	CLK_REQ#6		EXT PU 10K	+3VSUS
GPIO 46	Native	Native	CLK_REQ#7	INT PU 20K (AnSWH#)	EXT PU 10K	+3VSUS
GPIO 47	Native	Native	CLK_REQ#10A		EXT PU 10K	+3VSUS
GPIO 48	GPIO	GPIO	DGPO_FB_CLAMP_GPIO		EXT PU 10K	+3VS
GPIO 49	GPIO	GPIO	EXT_RSTN0 (IO#1)		EXT PU 10K	+3VS
GPIO 50	GPIO	GPO	GPO_RST#		EXT PU 10K	+3VS
GPIO 51	GPO	GPO	(B00K Bus)	INT PU 20K (AnSWH#)		+3VS
GPIO 52	GPIO	GPO	EXT_RSTN0 (IO#1)		EXT PU 10K	+3VS
GPIO 53	GPO	GPO	GPIO_EVENT#	INT PU 20K (AnSWH#)	EXT PU 100K	+3VSG
GPIO 54	GPIO	Native	DGPO_FWRK_00A		EXT PU 1K	+3VS
GPIO 55	GPO	Native	EXT_ALARM0	INT PU 20K (AnSWH#)		+3VS
GPIO 56	Native	Native	CLK_REQ#10A (IO#1)		EXT PU 10K	+3VSUS
GPIO 57	GPIO	GPIO	RT_0R		EXT PU 100K	+3VSUS
GPIO 58	Native	Native	SMC_CLK		EXT PU 2.2K	+3VSUS
GPIO 59	Native	Native	USB_OC#0		EXT PU 10K	+3VSUS
GPIO 60	Native	GPO	DRAMOUT_F0R		EXT PU 2.2K	+3VSUS
GPIO 61	Native	Native	PM_RSTN0			+3VSUS
GPIO 62	Native	Native	R0D_CLK#	INT PU (AnSWH#)		+3VSUS
GPIO 63	Native	Native	R0D_0R			+3VSUS
GPIO 64	Native	Native	CLK_REQ#10			+3VS
GPIO 65	Native	Native	CLK_REQ#10A	INT PU 20K (AnSWH#)		+3VS
GPIO 66	Native	Native	CLK_REQ#10B	INT PU 20K (AnSWH#)		+3VS
GPIO 67	Native	Native	CLK_REQ#10C	INT PU 20K (AnSWH#)		+3VS
GPIO 68						

EC GPIO	Use As	Signal Name	CEO
GA0A	0	PWR_LED#	
GA1A	0D	CHG_LED#	
GA2A	0D	CHG_FULL_LED#	
GA3A	0	ADAC_WLANLED#	(Default: Low)
GA4A	ALT	FAN1_FWM	
GA5A	ALT	FAN0_FWM	
GA6A	ALT	FB_LED_FWM	(Default: Low)
GA7A	0	CS_LED#	(Default: Low)
GB0A	1	AC_IN_OC#	
GB1A	1	LSL_SW#	
GB2A	0D	PM_BATTLOW#	(EXT PU 10Kohm, +3VA_SDR)
GB3A	1	PWR_SW#	
GB4A	0	PS_ON	
GB5A	0	A20GATE	
GB6A	0D	RCIN#	
GB7A	0	JVA_ALIN	(Power pin)
GPC0	0	ADAC_WLANON/PM_KXTT#0	(Default: Low)
GPC1	ALT	SMBI_CLK	
GPC2	ALT	SMBI_DAT	
GPC3	0	PM_PWRBTS#	
GPC4	0	DGPU_FB_CLAMP_REQ#_EC	
GPC5	1	PM_SUSC#	
GPC6	1	BATT_IN_OC#	
GPC7	1	SPWR_SW#	
GD0A	1	TP	
GD1A	0D	CAP_LED#	
GD2A	0	SDP_PLT_RST#	
GD3A	0D	EXT_SCI#	
GD4A	0D	EXT_SMI#	
GD5A	0	OP_SW#	
GD6A	ALT	FAN0_TACH	
GD7A	ALT	FAN1_TACH	
GE0A	0	SUSC_EC#	
GE1A	0	SUSC_EC#	
GE2A	0	1.35V_ON	
GE3A	0D	PCH_GP102#	
GE4A	0	TP	
GE5A	1	PM_SUSB#	(Default: Low)
GE6A	1	PM_AC_PRESENT	
GE7A	ALT	PM_GntData/PAGE	/WLAN_WARFS_EC
GF0A	0	SVBUS_ON	
GF1A	0	TVBUS_ON	
GF2A	ALT	SM80_CLK	
GF3A	ALT	SM80_DAT	
GF4A	ALT	TP_CLK	
GF5A	ALT	TP_DAT	
GF6A	ALT	EEEC_EC	
GF7A	0	PCH_SPI_OV	
GG0A	0	DGPU_LIMIT	
GG1A	0	PM_SUSACE#	
GG2A	0	PWRLIMIT#_EC	(Default: Low)
GG3A	SPI	EC_SCEA_PCH	
GG4A	SPI	EC_SI_PCH	
GG5A	SPI	EC_SO_PCH	
GG6A	0	DSB30_SVBUS	(Default: Low)
GG7A	SPI	EC_SCK_PCH	
GH0A	0	PM_CLKRDUN#	
GH1A	0D	THRO_CPU#	
GH2A	0	LCD_BACKOFF#	
GH3A	0	PM_RSMRST#	
GH4A	0	DPRNOK_EC	
GH5A	0	PM_FWRK	
GH6A	0	PM_SYSPRNOK	
GH7A	0	TP	
GH10A	1	PCH_SLPSUS#	(Ext PU +3VA_EC)
GH11A	1	+3VBUS_FWRGD	
GH12A	1	ALL_SYSTEM_FWRGD	
GH13A	1	CORE_FWRGD	
GH14A	1	SVBUS_FWRGD/3VA_SDR_FWRGD	(CEEP 33)
GH15A	1	Nv_SusPrtnAck	(Ext PD 100K)
GH16A	1	Wd_Max_Fower	(Ext PD 100K)
GH17A	ALT	SD_Max_Fower	(Ext PD 100K)
GH20A	0	TP	
GH21A	0	IVADON_ON	
GH22A	0	PL_REF_EC	(Default: Low)
GH23A	0	TP	
GH24A	0	TP	
GH25A	0	DRAWST_EC	
GH26A	0	DGPU_FB_CLAMP	
GH27A	0	USB_CHARGE_ON#	

PCH Master		
SM-Bus Device	SM-Bus Address	
SO-DIMM A(0)	A0h	
ON-BOARD MEM B		
EC Master (SMB1)	SMBus Address	
SM-Bus Device		
VGA Thermal Sensor	9Eh	
CPU Thermal Sensor	90h	
DIMM Thermal sensor	9Ah	

CPU Thermal Sensor		
1st	06G023123010	NCT7717U
2nd		

N15P-GX	
ALC668	
RTS5226-GR	



Mobile Lynx Point SKUs Flexible I/O Map

SKU	High Speed I/O Ports																	
	Port 1	Port 2	Port 3	Port 4	Port 5	Port 6	Port 7	Port 8	Port 9	Port 10	Port 11	Port 12	Port 13	Port 14	Port 15	Port 16	Port 17	Port 18
QM87	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	USB 3.0 Port 5	USB 3.0 Port 6	PCIe* Port 7	PCIe* Port 8	PCIe* Port 9	PCIe* Port 10	PCIe* Port 11	PCIe* Port 12	PCIe* Port 13	PCIe* Port 14	SATA 6Gbps Port 15	SATA 6Gbps Port 16	SATA 3Gbps Port 17	SATA 3Gbps Port 18
HM87	USB 3.0 Port 1	USB 3.0 Port 2	USB 3.0 Port 3	USB 3.0 Port 4	USB 3.0 Port 5	USB 3.0 Port 6	PCIe* Port 7	PCIe* Port 8	PCIe* Port 9	PCIe* Port 10	PCIe* Port 11	PCIe* Port 12	PCIe* Port 13	PCIe* Port 14	SATA 6Gbps Port 15	SATA 6Gbps Port 16	SATA 3Gbps Port 17	SATA 3Gbps Port 18
HM86	USB 3.0 Port 1	USB 3.0 Port 2	NA	NA	USB 3.0 Port 5	USB 3.0 Port 6	PCIe* Port 7	PCIe* Port 8	PCIe* Port 9	PCIe* Port 10	PCIe* Port 11	PCIe* Port 12	PCIe* Port 13	PCIe* Port 14	SATA 6Gbps Port 15	NA	SATA 3Gbps Port 17	NA

USB 3

- Port mapping restrictions removed
 - USB 3.0 signals can now be paired with any of USB2.0 signal 0-7 or 8-13
 - Custom mapping through ACPI table/BIOS
 - Default mapping USB 3.0 1-6 to USB 2.0 0-5 ports

- Port mapping restrictions removed
 - USB 3.0 signals can now be paired with any of USB2.0 signal 0-7 or 8-13
- Custom mapping through ACPI table/BIOS
- Default mapping USB 3.0 1-6 to USB 2.0 0-5 ports

USB 2.0 Signal	USB 3.0 Signal
0	1
⋮	2
7	3
8	4
⋮	5
13	6

- Better USB 2.0 performance than EHCI
- Windows[®] 8 will include a native inbox xHCI driver

remove XDP

Vinafix.com



Title : NB_****

ASUSTeK COMPUTER INC. NB3

Engineer: RD1/EE1

Vinafix.com

Size	Project Name	Rev
A	N501JW	2.0



Title : NB_****

ASUSTeK COMPUTER INC. NB3

Engineer: RD1/EE1

Vinafix.com

Size	Project Name	Rev
A	N501JW	2.0

The diagram illustrates the system architecture of the ASUS ROG Zephyrus G14 (2021). It shows the central CPU (Haswell Quad & Dual Core) connected to various components via different interfaces. Key components include:

- Storage:** SSD NGFF (SATA3), HDD (SATA3).
- Memory:** DDR3L SO-DIMM X1 ON-BOARD X1.
- Graphics:** Nvidia N16P-GX, VRAM GDDR5.
- Display:** LED Panel, DisplayPort, HDMI, thunderbolt.
- Peripherals:** Keyboard, Touchpad, Debug Conn., EC (IT8585VG/BX), SPI ROM, Card Reader (RTS5226), MiniCard (WiFi / WiMax or Bluetooth), CMOS Camera.
- Audio:** Azalia Codec (Realtek ALC668), INT. AMIC, Audio Amp (TPA3110), Global Headset.
- IO BOARD:** USB 3.0 Combo with USB Charger, USB 3.0 Combo, USB 3.0 Combo.
- Other Components:** TPM Circuit, Thermal Sensor, Skew Holes, DC & Battery, PWM Fan, Discharge Circuit, EMI Caps, Reset Circuit, Power Protect, Switch & LEDs.

The diagram is color-coded by page number, with components grouped into sections like 'Page 70-79', 'Page 14-18', 'Page 3-6', 'Page 45', 'Page 47', 'Page 48', 'Page 10-12', 'Page 44', 'Page 30', 'Page 28', 'Page 51', 'Page 52', 'Page 63', 'Page 36', 'Page 31', 'Page 50', 'Page 67', 'Page 60', 'Page 59', 'Page 32', 'Page 58', and 'Page 56'.

```
graph TD; A[VCORE] --> B[System]; B --> C["+1.05VS"]; C --> D["+1.35V(DDR3L)"]; D --> E["+1.5V(VRAM)"]; E --> F["+NVDD"]; F --> G[Backlight]; G --> H[FBVDDQ]; H --> I[Charger]; I --> J[Load Switch];
```

VCORE Page 80

System Page 81

+1.05VS Page 82

+1.35V(DDR3L) Page 83

+1.5V(VRAM) Page 84


+NVDD Page 85

Backlight Page 86


FBVDDQ Page 87

Charger Page 88

Load Switch Page 91



<Variant Name>





Title :

DIM_DDR3 SO-DIMM B(0)

ASUSTeK COMPUTER INC. NB1

Engineer:

RD1/EE1

Size

Project Name

Rev



C

N501JW


2.0

Date: **Monday, March 16, 2015**

Sheet **17** of **98**



Vinafix.com








Title : *****

ASUSTeK COMPUTER INC. NB3





Engineer: RD1/EE1


Vinafix.com

Size	Project Name	Rev
C	N501JW	2.0



Vinafix.com







For PCH debug with XDP,
NO STUFF all series paths
for GPIO usage

G750JS 011

G55VW R1.0 0804
From Thunderbolt

10 CIO_PLUG_EVENT

R2524 1 00hm 2 /TBT

nbw_0201_h12_000s

+3VS_VCC3_3

R2506 1 1% 2 3.3KOhm

5_GPIO

N501 0530

AT8

F13

T2508 1

T2509 1

T2510 1

T2511 1

T2512 1

T2513 1

T2514 1

T2515 1

T2516 1

T2517 1

T2518 1

T2519 1

T2520 1

T2521 1

T2522 1

T2523 1

T2524 1

T2525 1

T2526 1

T2527 1

T2528 1

T2529 1

T2530 1

T2531 1

T2532 1

T2533 1

T2534 1

T2535 1

T2536 1

T2537 1

T2538 1

T2539 1

T2540 1

T2541 1

T2542 1

T2543 1

T2544 1

T2545 1

T2546 1

T2547 1

T2548 1

T2549 1

T2550 1

T2551 1

T2552 1

T2553 1

T2554 1

T2555 1

T2556 1

T2557 1

T2558 1

T2559 1

T2560 1

T2561 1

T2562 1

T2563 1

T2564 1

T2565 1

T2566 1

T2567 1

T2568 1

T2569 1

T2570 1

T2571 1

T2572 1

T2573 1

T2574 1

T2575 1

T2576 1

T2577 1

T2578 1

T2579 1

T2580 1

T2581 1

T2582 1

T2583 1

T2584 1

T2585 1

T2586 1

T2587 1

T2588 1

T2589 1

T2590 1

T2591 1

T2592 1

T2593 1

T2594 1

T2595 1

T2596 1

T2597 1

T2598 1

T2599 1

T2600 1

T2601 1

T2602 1

T2603 1

T2604 1

T2605 1

T2606 1

T2607 1

T2608 1

T2609 1

T2610 1

T2611 1

T2612 1

T2613 1

T2614 1

T2615 1

T2616 1

T2617 1

T2618 1

T2619 1

T2620 1

T2621 1

T2622 1

T2623 1

T2624 1

T2625 1

T2626 1

T2627 1

T2628 1

T2629 1

T2630 1

T2631 1

T2632 1

T2633 1

T2634 1

T2635 1

T2636 1

T2637 1

T2638 1

T2639 1

T2640 1

T2641 1

T2642 1

T2643 1

T2644 1

T2645 1

T2646 1

T2647 1

T2648 1

T2649 1

T2650 1

T2651 1

T2652 1

T2653 1

T2654 1

T2655 1

T2656 1

T2657 1

T2658 1

T2659 1

T2660 1

T2661 1

T2662 1

T2663 1

T2664 1

T2665 1

T2666 1

T2667 1

T2668 1

T2669 1

T2670 1

T2671 1

T2672 1

T2673 1

T2674 1

T2675 1

T2676 1

T2677 1

T2678 1

T2679 1

T2680 1

T2681 1

T2682 1

T2683 1

T2684 1

T2685 1

T2686 1

T2687 1

T2688 1

T2689 1

T2690 1

T2691 1

T2692 1

T2693 1

T2694 1

T2695 1

T2696 1

T2697 1

T2698 1

T2699 1

T2700 1

T2701 1

T2702 1

T2703 1

T2704 1

T2705 1

T2706 1

T2707 1

T2708 1

T2709 1

T2710 1

T2711 1

T2712 1

T2713 1

T2714 1

T2715 1

T2716 1

T2717 1

T2718 1

T2719 1

T2720 1

T2721 1

T2722 1

T2723 1

T2724 1

T2725 1

T2726 1

T2727 1

T2728 1

T2729 1

T2730 1

T2731 1

T2732 1

T2733 1

T2734 1

T2735 1

T2736 1

T2737 1

T2738 1

T2739 1

T2740 1

T2741 1

T2742 1

T2743 1

T2744 1

T2745 1

T2746 1

T2747 1

T2748 1

T2749 1

T2750 1

T2751 1

T2752 1

T2753 1

T2754 1

T2755 1

T2756 1

T2757 1

T2758 1

T2759 1

T2760 1

T2761 1

T2762 1

T2763 1

T2764 1

T2765 1

T2766 1

T2767 1

T2768 1

T2769 1

T2770 1

T2771 1

T2772 1

T2773 1

T2774 1

T2775 1

T2776 1

T2777 1

T2778 1

T2779 1

T2780 1

T2781 1

T2782 1

T2783 1

T2784 1

T2785 1

T2786 1

T2787 1

T2788 1

T2789 1

T2790 1

T2791 1

T2792 1

T2793 1

T2794 1

T2795 1

T2796 1


T2797 1

T2798 1

T2799 1


T2800 1

SPI Power



SPI


Main: 05006-00010500 (fixed quad bit)
second: ?




8585 built in eFlash(128k)

Shark Bay support Quad I/O Mode
EC 8521


Vinafix.com



SMBus Interface



System Management Interface





Title : PCH-XDP

ASUSTeK COMPUTER INC. NB3

Engineer: RD1/EE1

Size

Project Name

Rev

A

N501JW

2.0

Date: Monday, March 16, 2015




Sheet 29 of 98

ASUSTeK COMPUTER INC. NB1		Engineer:	RD1/EE1
Size	Project Name		Rev
C	N501JW		2.0
Date:	Monday, March 16, 2015	Sheet	22 of 98

```

45  L_BKLTCTL_PCH
45  LCD_BACKEN_PCH
45  L_VDDEN_PCH

```

[illegible]

Boot BIOS Strap_Sampled on rising edge of PWROK. Default PU 20K OHM		
GNT1#(BBS1)	SATA1GP(BBS0)	Boot BIOS Location
0	1	Reserved
1	0	...
1	1	SPI (PCH)
0	0	LPC




The diagram shows a 74VHC1G08ORW NAND gate (U3001) with two inputs (IN0, IN1) and one output (OUTY). The inputs are connected to a common input signal labeled 'FLT_RSTB'. The output is connected to a signal labeled 'BUF FLT_RSTB'. The gate is powered by a +5V supply and ground. A resistor R2328 is connected between the output and ground.


0807 Farad Modify 10K,1K to 0201 5%

Pull up +3VSG through R7507(10kOhm=>100kOhm)
 When +3VSG ready, R7507(10kOhm) and R5006(7.5kOhm) will be in parallel.
 The CPU temperature point is protected ahead of time.
 Increasing R7507 value can reduce to affect R5006.

Reset Circuit



battery embedded (press pwr_sw 10sec, then reset ec)



ASUS		Title : RST_Reset Circuit	
ASUSTek COMPUTER INC. NB1		Engineer: RD1/EE1	
Size	Project Name	Rev	
B	N501JW	2.0	
Date	Monday, March 16, 2015	Sheet	32 of 98



Title :

LAN-RTL8112G-CG

ASUSTeK COMPUTER INC

Engineer:

Vinafix.com

Size

Project Name

Rev

Custom

2.0

Date:

Monday, March 16, 2015

Sheet

33

of

98



Title : LAN RJ45

ASUSTeK COMPUTER INC. NB4

Engineer: RD1/EE1

Size

B

Project Name

N501JW

Rev

2.0

Date: Monday, March 16, 2015

Sheet 34 of 98



Title :

LAN_*****

ASUSTeK COMPUTER INC. NB3

Engineer:

RD1/EE1

Size

C

Project Name


N501JW


Rev

2.0


Date: **Monday, March 16, 2015**

Sheet **35** of **98**






N501 0611 normal open




For EMI 01/14/13



R1.1-X

2013/6/18
Fix known issue, change
power plan from
+3VSUS_IO to +3VA_IO.

2013/8/9
Fix system auto restart,
add R3816.



N501 0611 normal open

N501 0611 normal open



2013/04/29 From EMI request: Change GND_audio to GND_JACK.


Note

Only 3V Torlence

```
GPB[3,4,5,6]
GPC[3,4,5,6,7]
GPD[0,4,6,7]
GPE[4]
GPF[6,7]
GPI [0 :7]
GPJ[0:7]
```



farad : BOM

For EMI 09/24/12




[Close U3001](#)


Power






Colay 8585



PU/PD



```
for load code
```



Vinafix.com



Title : CB_*****

ASUSTeK COMPUTER INC. NB3

Engineer: RD1/EE1

Vinafix.com

Size	Project Name	Rev
A	N501JW	2.0



Title : CB_*****


ASUSTeK COMPUTER INC. NB3

Engineer: RD1/EE1

Vinafix.com

Size	Project Name	Rev
A	N501JW	2.0

LPC Debug Port



Debug Connector Pool :

12G183401225 FPC CON 12P 0.5MM,R/A,SMTACES/88511-1241


躺式(掀)(X,Y,Z)10.2,5.8,2 nbfp12p202hdraace


12G183401226 FPC CON 12P 0.5MM,R/A,SMTP-TWO/196210-12041

躺式(掀)(X,Y,Z)10.4,5.25,2 nbfp12p202hdraace

12G183301208 FPC CON 12P,0.5mm,S/T,SMTACES/87152-12071




抽屜式(X,Y,Z) 10.4,6.3,1.9 nbs_fpc_12p_002c



		Title : DEBUG_LPC	
ASUSTeK COMPUTER INC. NB3		Engineer: RD1/EE1	
Size A	Project Name N501JW		Rev 2.0
Date: Monday, March 16, 2015	Sheet 44	of 98	




Vinafix.com

Mute & De-POP Control







NS01 0806 change temp footprint
 NS01 0615 change chok P/N 09G092090107-> 09G092090330
 NS01 0815 5.1 ohm -> 0ohm



NS01 0627 12022-00041100 -> 12022-00043100 only change P/N
 ER need change footprint



12/02/11
 Rev: 0002
 Date: 04/05/11
 Rev: 0002
 Date: 04/05/11



Title : TV_****




ASUSTeK COMPUTER INC. NB3

Engineer: RD1/EE1

Vinafix.com


Size	Project Name	Rev
B	N501JW	2.0











NUT C * 2

4.5mm (OUTER) ; 2.0mm (INNER)







2014/05/29 Add HDD & SSD LED control circuit.




OS LED




CAP LED



WireLess LED








30,45,70,82,83,84,89,91




follow n46
For +3VA_EC discharge circuit

30,91
SUSC_EC#







DC FAN Control 1




DC FAN Control 2





Battery Connector





Title : BT_Bluetooth

ASUSTeK COMPUTER INC. NB3

Engineer: RD1/EE1

Vinafix.com

Size	Project Name	Rev
A	N501JW	2.0



Title : I/O board(1-1)_CR_RTS5139

ASUSTeK COMPUTER INC. NB3

Engineer: RD1/EE1

Vinafix.com

Size	Project Name	Rev
C	N501JW	2.0



Title :

I/O board LED

ASUSTeK COMPUTER INC. NB3

Engineer:

RD1/EE1

Size

Project Name

Rev


A

N501JW



2.0

Date: **Monday, March 16, 2015**

Sheet **64** of **98**



2013/6/18
Fix known issue, change
power plan from
+3VSUS_IO to +3VA_IO.




2013/11/20
Avoid floating.


2013/06/26
Prevent AC BAT SYS IO leakage current.

2013/1/21
Modify WLAN PCIE signal from 2 to 3.

Vinafix.com




2012/07/16 Remove R5508. Add SL5501




2012/07/17 For EMI, add C5512~C5515.
靠近J5501


Vinafix.com

		Title : I/O board PWR key	
ASUSTek COMPUTER INC. NBS		Engineer: RD1/EE1	
Size	Project Name		Rev
B	N501JW		2.0
Date: Monday, March 16, 2015		Sheet 66 of 88	



A




E NUT




N501 0814 spring for EMI



N501 0807




N501 0813




N501 0806

B CPU




N501 0806




N501 0612


HDD B to B NUT




N501 0806




C GPU NUT




I



N501 0930




D FAN NUT




N501 0929


F SSD NUT




11



741 N501 0612




TOP NUT




N501 0606

N501 0811 EMI request


Vinafix.com






HDD LED

N501 0721




Side of PWR LED

N501 0721



Charger LED


Die 1 Yellow Green - Pin 1 + Pin 2
Die 2 Orange - Pin 1 + Pin 3



Vinafix.com


Screw Hole A

1.6 mm tooling hold
2.3mm (inner) ; 5mm (outer)



Screw Hole B

1.6mm tooling hold
2.3mm (inner) ; 5mm (outer)





Title :

OTH_for test only

ASUSTeK COMPUTER INC. NB3

Engineer:

RD1/EE1

Size

Project Name

Rev

A


N501JW

2.0


Date: **Monday, March 16, 2015**

Sheet **68** of **98**


AC_BAT_SYS




+1.35V




+FBVDDQ




+VCORE











+NVVDD




Vinafix.com


		Title : OTH_EMI Caps	
ASUSTeK COMPUTER INC. NB3		Engineer: RD1/EE1	
Size Custom	Project Name N501JW		Rev 2.0
Date: Monday, March 16, 2015	Sheet 69	of 98	

12/07/09
dGPU: nVidia N14P-GT







USB 2.0 EMI / ESD-Protection



USB3.0 EMI-Protection




USB 3.0 port1



2013/6/25 Change U3 connector from 12013-00012400 to 12013-00046200.

USB3.0 ESD-Protection




走線請直接由 U5501 穿過至零件另一側之對面 pin 勿成分枝狀走線


Follow N71Ja Design
1st : 07G028076030
ESD PROTECTION AZ1045-04F

2nd : 07G028171010
ESD PROTECTION IP4292CZ10-TB


USB 3.0 port2



USB3.0 EMI-Protection



USB3.0 ESD-Protection



走線請直接由 U5502 穿過至零件另一側之對面 pin 勿成分枝狀走線

Follow N71Ja Design
1st : 07G028076030
ESD PROTECTION AZ1045-04F


2nd : 07G028171010
ESD PROTECTION IP4292CZ10-TB

Vinafix.com

DG-06246-001_v02 DG10.2.1 p168
Unused I2C should be soft grounded or
PU 3.3V via 2.2kOhm


2013/04/14 : nV review

2013/04/14 : nV review
no stuff resistor




Screw Hole A * 2

6.0mm (OUTER) ; 2.4mm (INNER)



N501 0812




NUT C * 2

4.5mm (OUTER) ; 2.0mm (INNER)




Screw Hole D & E * 1

4.3mm (outer) ; 2.5mm (INNER)




Screw Hole F * 1

5.0mm (OUTER) ; 2.0mm (INNER)




Vinafix.com



STRAPPING OPTIONS for N14P

2012/09/28 nV review



DG-06246-001_v03 DG15.6 p201
STRAP DESCRIPTIONS

PCI_DEVID = 0x0FE4

ROM_SCLK	PCI_DEVID[4]=	SUB_VENDER = 0	PCI_DEVID[5]=	PEX_PLL_EN_TERN = 0	0010 => PD 15K
ROM_SI	RAM_CFG[3] = X	RAM_CFG[3] = X	RAM_CFG[3] = X	RAM_CFG[3] = X	
ROM_SO	FB[1] = 1	FB[0] = 0	SMBUS_ALT_ADDR = 0	VGA_DEVICE = 1	1000 => PU 4.99K
STRAP0	USER[3] = 1	USER[2] = 1	USER[1] = 1	USER[0] = 1	use EDID 1111 => PU 45.3K
STRAP1	3GIO_PADCFG[3] = 0	3GIO_PADCFG[2] = 0	3GIO_PADCFG[1] = 0	3GIO_PADCFG[0] = 0	Gen 3 support 0000 => PD 4.99K
STRAP2	PCI_DEVID[3]=	PCI_DEVID[2]=	PCI_DEVID[1]=	PCI_DEVID[0]=	0100 => PD 24.9K
STRAP3	SOR[3]_EXPOSED = 0	SOR[2]_EXPOSED = 0	SOR[1]_EXPOSED = 0	SOR[0]_EXPOSED = 0	0000 => PD 4.99K
STRAP4	Reservd	PCI_E_SPEED_CHANGE_GEN3 = 1	PCI_E_MAX_SPEED = 1	DP_PLL_VDD33V = 1	0111 => PD 45.3K

Table 113

	PU	PD
4.99K	1000	0000
10.0K	1001	0001
15.0K	1010	0010
20.0K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

4.99K 10G212499114030
10K 10G212100214030
15K 10G212150214030
24.9K 10G212249214030

N501 R7618

VRAM	2G	03008-00020900	GDDR5 64M*32-0.3 1.5V FBGA170	HYNIX/H5GC2H24BFR-T2C	PD-10K	0001	0x1
		03008-00020500	GDDR5 64M*32-0.3 1.5V FBGA170	SAMSUNG/K4G20325FD-FC03	PD-4.99K	0000	0x0
	4G	03008-00030100	GDDR5 128M*32-0.3 1.5V FBGA170	HYNIX/H5GC4H24MFR-T2C	PD-15K	0010	0x2
		03008-00030400	GDDR5 128M*32-0.3 1.5V FBGA170	ELPIDA/EDW4032BABG-60-F	PD-24.9K	0100	0x4



Title : *****

ASUSTeK COMPUTER INC. NB4

Engineer: RD1/EE1

Vinafix.com

Size

Project Name

Rev


C

N501JW



2.0

Date: Monday, March 16, 2015


Sheet 79 of 98



VRAM 03G151743110 GDDR5 64M*32
SAMSUNG/K4G20325FC-HC04



+VTT_PCH & dGPU POWER SUPPLY



Note List

PART Reference	RT8248A	UP9002	APW8868
FR8252	0ohm	0ohm	0ohm
FR8251	0	0	0
FR8250	820 Kohm	0	820 Kohm
FR8204	0	820 Kohm	0
FR8201	0	0	0
PC8201	0ohm	0ohm	0ohm
FR8250	OCF自行設定	0	0
FR8204 <Variant Name>	0	OCF自行設定	OCF自行設定



Title : SB 1.05VS

Engineer: RD1/EE1

ASUSTeK COMPUTER INC. NB


Size

Project Name

N501JW

Custom	
--------	--

2011




S3 And S5 Truth Table

State	S3	S5	VDDQ
S0	Hi	Hi	On
S3	Low	Hi	On
S4/S5	Low	Low	Off (Discharge)

State	VTTREF	VTT
S0	On	On
S3	On	Off (Hi-Z)
S4/S5	Off (Discharge)	Off (Discharge)



MEMORY(4.88A) & CPU(4.2A) POWER SUPPLY



Note List




PART Reference	RT8248A	UP9002	APW8868
PR8352	0ohm	0ohm	0ohm
PR8351	0	0	0
PR8350	820 Kohm	0	820 Kohm
PR8312	0	820 Kohm	0
PR8309	0	0	0
PC8312	0ohm	0ohm	0ohm
PR8350	OCF自行设定	0	0
PR8312	0	OCF自行设定	OCF自行设定

DVI(link D)




N14X : I2C ADDRESS: 0x9Eh

GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	FB_CLAMP_MON
1	OUT	N/A	MEM_VDD_CTL
2	OUT	HIGH	LCD_BL_PWM
3	OUT	HIGH	LCD_VCC_EN
4	OUT	HIGH	LCD_BL_EN
5	N/A	N/A	Reserved
6	OUT	N/A	FB_CLAMP_TGL_REQ
7	OUT	N/A	3D Vision L/R signal
8	I/O	LOW	OVER THERMAL
9	I/O	LOW	THERMAL ALERT
10	OUT	N/A	MEM_VREF_CTL
11	OUT	N/A	PWM_VID
12	IN	N/A	AC DETECT
13	OUT	N/A	PSI Phase Shedding
14	IN	N/A	IFFAB HOTPLUG
15	IN	N/A	IFFC HOTPLUG (HDMI)
16	OUT	N/A	FRM_LCK JT Frame Lock signal
17	IN	N/A	IFFD HOTPLUG
18	IN	N/A	IFFE HOTPLUG
19	IN	N/A	IFFP or IFFB(IDP) HOTPLUG
20	N/A	N/A	Reserved
21	N/A	N/A	Reserved





30.45.57.70.82.83.89.91




Vinafix.com


Vout	1.05V	1.2V	1.5V
PR8404	3.16K	5.11K	8.87K
PR8405	10K	10K	10K




Vinafix.com

<Variant Name>

		Title : Black light	
ASUSTeK COMPUTER INC.		Engineer: RD1/EE1	
Size Custom	Project Name N501JW		Rev 2.0
Date: Monday, March 16, 2015		Sheet 86 of 98	






PR8750
249KOhm

PART Reference	RT8248A	UP9002	APW8868
PR8752	0ohm	0ohm	0ohm
PR8751	0	0	0
PR8704	820 Kohm	0	820 Kohm
PR8706	0	820 Kohm	0
PR8708	0	0	0
PC8702	0ohm	0ohm	0ohm
PR8750	0CP自行設定	0	0
PR8706	0	0CP自行設定	0CP自行設定







GDD5 MODE SELECTION

MODE	MF	ESCI	ESCI
135	0	0	0000
131	0	0000	0000
024 (normal)	0000	0000	0
031 (normal)	0000	0000	0000



FBA Partition Memory (2 of 2)






Vinafix.com

1. change on board memory on b channel
2. change EC to BGA type
3. change key board and lan remove
4. ngff sata colay
5. modify p45
6. change to DDR5
7. change to DDR5 part number
8. Add Memory down GPIO select pin
9. Change small keyboard
10. Change TPanel to usb5
11. add sata ngff susck pin & desleep pin
12. add HDMI level shift ic
13. change mem clk termination pull cap low
14. change mem x8 to x16
15. HDD colay NGFF2 for raid sku
16. change CPU cap 0805 to 0603 22uf
17. modify p54 IO board pin define
18. DDR3L change to 512x8
19. change pwr to 0124
20. add TPM & del HDD
21. add DP repeater IC
22. Change HDMI level shift IC
23. add p54 AOAC
24. Change pwr 0207
25. add lid switch & wlan led p56
26. add cap & pwr led p56
27. P47,48 00HM 4r8p change to 0201
28. change EC footprint NBS_BGA_128P_NONHDI_002
29. layout swap 0303/0304
30.remove speaker to IO board
31.change pin define IO board p.54
32.change led board add mic
33.layout swap otherswap0306
34. RF request
35. Change pwr 0307
36. Change pwr 0312
37.layout swap 0318
38. change pwr to 0318
39. add DP repeter DC cap
40. RF request
41. change to n46 r2.0
42. link fbvddq_pwrqd
43.remove HDMI EMI res
44.remove CCD int for EC team request
45.remove CE0606 CAP
46.remove CE7702 CAP
47.add p59 LED MIC IO board
48.add EDP repeater
49.swap0411 for layout request
50.modify nvidia request
51.modify RF0410 request
52.modify nvidia request test point
53.add VGA thermal sensor
54.change keyboard con
56.add aux co-lay res p.46,47
57.change pwr 0424 and add backlight IC
58.del p58 +1.2VS_PWRGD KP_1VS8_PWRGD
59.remove LED board p59
60.change keyboard con part number
61.del battery con bat_in_oc# pin for inside
62.modify aux co-lay res p.46,47
63.modify strap res for nvidia
64.modify touch pad pin reverse
65.link vram commad 16
66.add +3vs p.30
67.remove jp p.6 +vtt_cpu
68.modify TPM
69.change i2c level shift IC
70.modify led follow ux31LA
71.add short line p.21 for DP ssc CLK
72.change pwr to 0524
73.del s12123 s12124 for dp ssc
74.change screw hole
75.update pwr 0603
76.update battery con
77.update +3vs_lcd to +3vs
78.del tp power 2pin to 1pin
79.change io board pin50 3vsus to 3va
80.change DEBUG connector
81.change subsystem id
82.change connector for ME
83.change PWR to 0701
84.debug pin change
85.change EC part number & c7811 10uf 0805 to 0603
86.swap keyboard for layout
87.add cap & res for EMI request
88.modify EC short pin to GND(PIN K5) , battery in pull low, EDP repeter HPD modify ,AUX_N/P pull 10k
89.Update GC62.0 schematic
90.SDD unmount 10k pull low, nvidia GC6 20 power plan
91.EDP AUX repeter add cap
92.XVDD pu nvdd
93.ADD NGFF PCIe solution, layout swap request , pwr change to 0819,
94.change power plan for nvidia request
95.modify power schematic to 0826
96.modify power schematic to 0827
97.C1308 mount , nvdd pwrok pull to 3vsag_main , modify res to 36 ohm p21.13

0925 98.EDP RP HPD modify p46
0930 99.power modify to 0927
1007 101.power modify to 1007
1009 102.update screw hole
1016 103.TP panel add pltrst# pin
1017 104.Change BL enable schematic
Change keyboard BL pin define
add ALS_INT# pin
1112 105.add diode for nv request
EDP repeter power plane change to +3vs_rp
1113 106.NGFF change to pice x4 for 2280
Q7001 change part number
1119 107.update pwr to 1119
update IO schematic
1120 108.For NV request
1122 109.Modify repeter HPD signal to pull high
change Touch pad pin define
1125 110.update pwr to 1125 p.80,88
1128 110.update pwr to 1128 p88
1129 112.update pwr to 1129 p85
1202 113.remove HDMI PCH trace for 4k2k
1205 114.add pad for EMI request p73
R1.2
1209 115.power modify p.80,81,88

Rev	Date	Description
R1.0	2012/10/31	Initial
R1.1	2013/08/14	1. change thermal sensor power plan to 3vs for nvidia request 2. change vram clk series res to 80 OHM for nvidia spec 3. GPU_FEX_RST request pull low
	2013/08/20	4. change power plan for nv request 0819
	2013/08/22	5. change power plan for nv request 0822
	2013/09/04	6. modify vga_alert_p# p.75
	2013/09/25	7. remove EC GPA3 AOAC_WLED and p.56 , change to FAN1_PWM
R1.2	2014/02/07	8. Add cap C3633 for realtek request 9. ER 1.2 for nvidia sequence and EDP modify
	2014/02/11	10.update power controller IC p80-p91 11.R2110 change 30ohm for EA measure 12.R4810,R4813 mount 4.7k 13.update power0212 P.87 14.add 0ohm co-lay for RF requet p.45 15.del 0ohm co-lay for RF requet p.45 16.add pogooping for RF p.67 17.add pc8335,pc8336 18.add c4572 for RF p.45
	2014/02/12	19. ER 1.2 for nvidia sequence add diode d7005, mount r7027 , mount pr8520 20. RN4811,12,13,14 change to 5.1ohm R4810, mount 4.7k for EA measure 21. add screw hold , modify power p82,87,92
	2014/02/13	
	2014/02/19	
	2014/02/20	
	2014/02/21	
	2014/02/24	
	2014/02/25	
	2014/04/11	22. Mount Q5605 for cap led issue.
	2014/04/15	23. R3201 change to 1.80HM for led issue 24. change CPU PCH VGA part number
	2014/04/16	25. power modify p.81,88
	2014/04/17	26. power modify p.90 27.LED board modify
	2014/04/18	28.LED board screw hold
N501 RD.1	2014/05/20	29.add chock for RF request p.46 29.chock pin swap p.46
	2014/05/20	1. Update PWR Circuit P.80 2. Update SATA connector and Circuit. P51 3. Update KB connector and Pin define(Small to Big)-Follow G751. P31
	2014/05/29	1. Update P.45 eDP connector pin define. Move Light sensor signal from Pin 36 & 37 to Pin 6 & 7. Add DMIC Signal to Pin 36 &37. 2. Add SSD LED control circuit. P.56

	Config A	Config B	Config C	Config D
R1 (kR)	39	20	39	27
R2 (kR)	39	20	30	7.5
R3 (kR)	1.5	2	3	0
R4 (kR)	30	18	24	6.2
R5 (kR)	1.5	0	3	1.74
C (nF)	1.5	2.7	1.8	5.6




CO-LAY		
	UP9013P	RT8815A
PR8509	@	10K
PR8530	82K	@
PR8533	0	620K
PR8534	@	2.2
PR8535	150K	1UF
PC8518	4700P	@
PR8523	33K	@


	上-下一		上-下二	
	4955 + 4937	4955 + 4983	4955 + 4937	4955 + 4983
Rdaon (mR)	4.8 ~ 6	2.5 ~ 3.1	2.4 ~ 3	1.25 ~ 1.55
R1 (kR)	11	30	30	82
R2 (kR)	20	51	51	150
OCF (理論)	67 ~ 53	80 ~ 65	83 ~ 67	96 ~ 77
OCF (測量)	66 ~ 52	80 ~ 67	83 ~ 69	96 ~ 80


NX500JK Power Sequence
(DC mode)

- 1 +3VA/+5VA/+3VA_EC
- 2 EC_RST#
VccDSW
- 3 PM_SLP_SUS#
- 4 PM_DPWROK
- 5 PWR_SW#
- 6 3VSUS_ON/5VSUS_ON
+3VSUS/+5VSUS
- 7 SUS_PWRGD
- 8 ME_SusPwrDnAck
- 9 PM_RSMRST#
- 10 ME_AC_PRESENT
- 11 PM_SUSACK#
- 12 PM_PWRBTN#
- 13(a) PM_ME_SLP_LAN#
- 13(b) PM_ME_SLP_A#
- 14 PM_SUSC#
- 15 PM_SUSB#
+105VM_LAN
+1.05VM/+3VM
- 16 SUSC_EC#
+1.35V/+3V/+5V
- 17 SUSB_EC#
+0.75VS/+1.35VS/+1.5VS//+1.8VS/+3VS/+5VS
- 18 ME_VM_PWRGD
- 19 ME_PWROK
- 20 SYSTEM_PWRGD
- 21 +1.05VS/+VT_CPU
- 22 +1.05VS_PWRGD
- 23 ALL_SYSTEM_PWRGD
- 24 PM_PCHPWROK
- 25 H_DRAM_PWRGD
- 26 H_CPUPWRGD
- 27 SVID
- 28 +VCORE


+VccGFX
VRM_PWRGD
- 29 PM_SYSPWROK
- 30 SUS_SATA#
- 31 BUF_PLT_RST#








3VSUS_POWER





Vinafix.com


SUSB#_PWR_POWER




SUSC#_PWR_POWER



<Barland Name>





NX500JK Power Sequence
(AC mode)